Netgen is a tool for comparing netlists, a process known as LVS, which stands for “Layout vs. Schematic”. This is an important step in the integrated circuit design flow, ensuring that the geometry that has been laid out matches the expected circuit. Very small circuits can bypass this step by confirming circuit operation through extraction and simulation. Very large digital circuits are usually generated by tools from high-level descriptions, using compilers that ensure the correct layout geometry. The greatest need for LVS is in large analog or mixed-signal circuits that cannot be simulated in reasonable time. Even for small circuits, LVS can be done much faster than simulation, and provides feedback that makes it easier to find an error than does a simulation.
Netgen version 1.4 is an attempt to bring netgen up to par with the industry-standard Calibre tool from Mentor Graphics. Since (as far as I know) all LVS tools are based on the same class partitioning algorithm, this effort is not as difficult as it may seem. Mostly, netgen must be made to properly understand hierarchy, device properties, and generate a more readable output. All these changes are now completed (as of November 2007, when the development version 1.4 branch was created). The hierarchical LVS was partially completed in 2010, and in version 1.4.35 (October 2012) it is considered done (apart from necessary bug fixes). Version 1.4.35 also includes a full side-by-side comparison for the output format.
Netgen was developed independently of magic, written by Massimo Sivilotti, and eventually incorporated into the beginnings of the Tanner L-Edit suite of tools. However, the original code was left open source, and so I have incorporated it into the Tcl-based suite of tools including magic, IRSIM, and xcircuit.
Highly recommend EasyEDA for PCB design and order
Low Cost & Fast PCB Prototypes - EasyEDA
10 pcs 2 layers only $10, Join for EasyEDA.com Free & Get $5 Cash Coupon